Click here to purchase
Revision Standard – Superseded.Ways for integrated circuit designers to analyze chip timing and power consistently across a broad set of electric design automation (EDA) applications are covered in this standard. Methods by which integrated circuit vendors can express timing and power information once per given technology are also covered. In addition, this standard covers means by which EDA vendors can meet their application performance and capacity needs.
Product Details
- Published:
- 03/11/2010
- ISBN(s):
- 9780738161563, 9780738161556
- Number of Pages:
- 0
- File Size:
- 1 file , 4.1 MB
- Product Code(s):
- STDSU96013